Hi, I am Wen Wang, currently a Research Scientist in Privacy Technologies Research Group at Intel Labs.
Recently I have been working on correct-by-construction
privacy-preserving architectures based on Fully Homomorphic Encryption.
I received my Ph.D. Degree in 2021 from Yale University,
working with Prof. Jakub Szefer
in the intersection of applied cryptography, computer architecture, and hardware security.
My PhD thesis entitled
"Hardware Architectures for Post-Quantum Cryptography"
explores agile and cost-effective cryptographic solutions to keep hardware devices secure against
existing attacks as well as potential threats from the future.
Ph.D. Candidate, Electrical Engineering
Aug. 2015 - May. 2021
Yale University, New Haven, CT
Advisor: Prof. Jakub Szefer
B.S., Applied Physics
Sep. 2011 - Jun. 2015
University of Science and Technology of China, Anhui, China
Classic McEliece.
Finalist in the NIST's Post-Quantum Cryptography Standardization Project,
by Daniel J. Bernstein, Tung Chou, Tanja Lange, Ingo von Maurich, Rafael Misoczki, Ruben Niederhagen, Edoardo Persichetti, Christiane Peters, Peter Schwabe, Nicolas Sendrier, Jakub Szefer, Wen Wang, Martin Albrecht, Carlos Cid, Kenneth G. Paterson, Cen Jung Tjhai, and Martin Tomlinson.
Yuan Cao, Yanze Wu, Wen Wang, Xu Lu, Shuai Chen, Jing Ye, and Chip-Hong Chang, "An Efficient
Full Hardware Implementation of Extended Merkle Signature Scheme",
in Proceedings of the IEEE Transactions on Circuits and Systems I (TCAS-I): Regular Papers, 2021
[ PDF ]
Patrick Longa, Wen Wang, and Jakub Szefer, "The Cost to Break SIKE:
A Comparative Hardware-Based Analysis with AES and SHA-3", in Proceedings of the Annual International Cryptology Conference (CRYPTO), August 2021.
[ PDF ]
[ BibTeX ]
[ CODE ]
[ prior ePrint ]
[ Video ]
Prashanth Mohan†, Wen Wang†, Bernhard Jungk, Ruben Niederhagen, Jakub Szefer, and Ken Mai, "ASIC Accelerator in 28 nm for the Post-Quantum Digital Signature Scheme XMSS", in Proceedings of the IEEE International Conference on Computer Design (ICCD), October 2020. † The authors contributed equally.
[ BibTeX ]
[ Video ]
Wen Wang, Shanquan Tian, Bernhard Jungk, Nina Bindel, Patrick Longa, and Jakub Szefer, "Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW/SW Co-Design of qTESLA", in IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES), September 2020.
[ PDF ]
[ BibTeX ]
[ CODE ]
[ prior ePrint ]
[ Video ]
Shanquan Tian, Wen Wang, and Jakub Szefer, "Merge-Exchange Sort Based Discrete Gaussian Sampler with Fixed Memory Access Pattern" in Proceedings of the International Conference on Field-Programmable Technology (FPT), December 2019.
[ PDF ]
[ BibTeX ]
[ CODE ]
Jingwei Hu, Wen Wang, Ray Cheung and Huaxiong Wang, "Optimized Polynomial Multiplier over CommutativeRings on FPGAs. A Case Study on BIKE." in Proceedings of the International Conference on Field-Programmable Technology (FPT), December 2019.
[ PDF ]
[ BibTeX ]
Wen Wang, Bernhard Jungk, Julian Wälde, Shuwen Deng, Naina Gupta, Jakub Szefer, and Ruben Niederhagen, "XMSS and Embedded Systems: XMSS Accelerators for RISC-V" in Proceedings of the Selected Areas in Cryptography Conference (SAC), August 2019.
[ PDF ]
[ BibTeX ]
[ CODE ]
[ prior ePrint ]
[ Video ]
Wen Wang, Jakub Szefer, and Ruben Niederhagen, "Post-Quantum Cryptography on FPGAs: the Niederreiter Cryptosystem: Extended Abstract" in Proceedings of the ACM Great Lakes Symposium on VLSI Conference (GLSVLSI), May 2018.
[ PDF ]
[ BibTeX ]
Wen Wang, Jakub Szefer, and Ruben Niederhagen, "FPGA-based Niederreiter Cryptosystem using Binary Goppa Codes" in Proceedings of International Conference on Post-Quantum Cryptography (PQCrypto), April 2018.
[ PDF ]
[ BibTeX ]
[ CODE ]
[ prior ePrint ]
Wen Wang, Jakub Szefer, Ruben Niederhagen, "FPGA-based Key Generator for the Niederreiter Cryptosystem using Binary Goppa Codes" in Proceedings of the Conference on Cryptographic Hardware and Embedded Systems (CHES), September 2017.
[ PDF ]
[ BibTeX ]
[ CODE ]
[ prior ePrint ]
Wen Wang, Jakub Szefer, and Ruben Niederhagen, "Solving Large Systems of Linear Equations over GF(2) on FPGAs" in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), November 2016.
[ PDF ]
[ BibTeX ]
[ CODE ]
Sumedh Guha, Wen Wang, Shafeeq Ibraheem, Mahesh Balakrishnan, and Jakub Szefer, "Design and Implementation of Open-Source SATA III Core for Stratix V FPGAs" in Proceedings of the International Conference on Field-Programmable Technology (FPT), December 2016.
[ PDF ]
[ BibTeX ]