# Shanquan Tian

☑ shanquan.tian@yale.edu • ⓒ caslab.csl.yale.edu/~shanquan 10 Hillhouse Avenue, Room 523, New Haven, CT 06520

# **Education**

Yale University Ph.D. Candidate, Department of Electrical Engineering Advisor: Prof. Jakub Szefer	Sept. 2017 - May 2023
Yale University M.S., Electrical Engineering and M.Phil, Electrical Engineering	Sept. 2017 - May 2020
University of Science and Technology of China (USTC)  B.S., Applied Physics	Sept. 2013 - June 2017
Professional Experience	
Google   Software Engineering Intern Sunnyvale, California	June 2022 - Aug. 2022
Alibaba Cloud (U.S.)   Research Intern Sunnyvale, California (Remote) • Project: Vector Processing Acceleration based on RISC-V	July 2020 - Aug. 2020
CASLAB, Yale University   Research Assistant New Haven, Connecticut	Sept. 2017 - Present

# **Peer-reviewed Publications**

- o Ilias Giechaskiel, **Shanquan Tian**, Jakub Szefer. "Cross-VM Covert-and Side-Channel Attacks in Cloud FPGAs" in ACM Transactions on Reconfigurable Technology and Systems (**TRETS**), 2022.
- Ilias Giechaskiel, Shanquan Tian, Jakub Szefer. "Cross-VM Information Leaks in FPGA-Accelerated Cloud Environments" in Proceedings of the International Symposium on Hardware Oriented Security and Trust, HOST, 2021.
- Shayan Moini, Shanquan Tian, Daniel Holcomb, Jakub Szefer, and Russell Tessier. "Power Side-Channel Attacks on BNN Accelerators in Remote FPGAs" in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, JETCAS, 2021.
- o Shanquan Tian, Shayan Moini, Adam Wolnikowski, Daniel Holcomb, Russell Tessier, and Jakub Szefer. "Remote Power Attacks on the Versatile Tensor Accelerator in Multi-Tenant FPGAs" in Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM'21), Best Paper Candidate, May 2021.
- Shanquan Tian, Ilias Giechaskiel, Wenjie Xiong, and Jakub Szefer. "Cloud FPGA Cartography using PCIe Contention" in Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM'21), May 2021.
- Shayan Moini, Shanquan Tian, Jakub Szefer, Daniel Holcomb, and Russell Tessier. "Remote Power Side-Channel Attacks on BNN Accelerators in FPGAs" in Design, Automation and Test in Europe Conference (DATE'21), February 2021.
- Shanquan Tian, Andrew Krzywosz, Ilias Giechaskiel and Jakub Szefer. "Cloud FPGA Security with RO-Based Primitives" in International Conference on Field-Programmable Technology (FPT'20), IEEE, 2020.
- o Wen Wang, **Shanquan Tian**, Bernhard Jungk, Nina Bindel, Patrick Longa, and Jakub Szefer, "Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW/SW Co-Design of qTESLA", in Proceedings of the Conference on Cryptographic Hardware and Embedded Systems (**CHES'20**), September 2020.
- Shanquan Tian, Wenjie Xiong, Ilias Giechaskiel, Kasper Rasmussen and Jakub Szefer. "Fingerprinting Cloud FPGA Infrastructures" in Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'20), ACM, 2020.
- Shanquan Tian, Wen Wang and Jakub Szefer. "Merge-Exchange Sort Based Discrete Gaussian Sampler with Fixed Memory Access Pattern" in International Conference on Field-Programmable Technology (FPT'19), IEEE, 2019.
- o Shanquan Tian, and Jakub Szefer. "Temporal Thermal Covert Channels in Cloud FPGAs" in Proceedings of the

# **Teaching Experience**

**Teaching Fellow** | Yale University, New Haven, CT, USA *Cloud FPGA (EENG428)* 

Spring 2022

**Teaching Fellow** | Yale University, New Haven, CT, USA *Introduction to Computer Engineering (EENG201)* 

Spring 2020 & 2019

# **Presentations & Talks**

#### Conference Talks.

- o "Remote Power Attacks on the Versatile Tensor Accelerator" at FCCM'21, virtual, May 2021
- o "Cloud FPGA Cartography using PCIe Contention" at FCCM'21, virtual, May 2021
- o "Cloud FPGA Security with RO-Based Primitives" at FPT'20, virtual, December, 2020
- o "Fingerprinting Cloud FPGA Infrastructures" at FPGA'20, Seaside, CA, USA, February 2020
- o "Merge-Exchange Sort Based Discrete Gaussian Sampler with Fixed Memory Access Pattern" at FPT'19, Tianjin, China, December 2019
- o "Temporal Thermal Covert Channels in Cloud FPGAs" at FPGA'19, Seaside, CA, USA, February 2019

#### Hardware Demo

 "Fingerprinting Cloud FPGA Infrastructures", Hardware Demo at the International Symposium on Hardware Oriented Security and Trust (HOST'20), December 2020

# **Professional Service**

Reviewer for IEEE Computer Architecture Letters

## Skills

- o **Programming**: C/C++, Verilog/System Verilog, Python, TensorFlow, PyTorch, Numpy, Chisel, R, SQL, Assembly
- o Tools: AWS tools, Docker, Kubernetes, Xilinx Vivado/ISE, Quartus, Jupyter Notebook

## **Selected Honors & Awards**

Conference Travel Grant, FPGA'19 & FPGA'20

2019&2020

Golden Scholarship for Outstanding Student (1st Grade) of USTC

2015

National Scholarship (The highest scholarship for Chinese undergraduates)

2014