10 Hillhouse Avenue,
Dunham Lab, Room 519,
New Haven, CT 06511, USA
Prospective students interested in Ph.D. study with our group should
apply directly to the graduate school
and list my name as a potential adviser so I can find the application more easily. Applications are reviewed in early January of each year. Undergraduate
students and others please contact me by e-mail.
TUTORIALS, SUMMER SCHOOLS, and WORKSHOPS
I regularly give tutorials on processor architectures and security.
The next tutorial will be on: Design of Secure Processor Architectures,
August 25, 2019, co-located with CHES 2019.
The full list of tutorials and free PDFs of the slides are available here.
I will teach at the summer school on
Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems,
14-20 July 2019, Fiuggi, Italy. I will give lectures on Processor Architecture Security.
Each year I co-organize the workshop on Hardware and Architectural Support for Security and Privacy (HASP).
The next workshop will be June 23 (Sunday), 2019 in Phoenix, Arizona, USA -- in conjunction with ISCA 2019.
EENG 428 / ENAS 968: Cloud FPGA
-- In Fall 2019 I will teach first-of-a-kind FPGA course focusing on the new Cloud FPGA computing paradigm.
Tentative upcoming fall 2019 course page is here.
EENG 201: Introduction to Computer Engineering
-- Every spring, I teach the introductory course for Computer Engineering.
Prior spring 2019 course page is here.
EENG 467 / ENAS 967: Computer Organization and Architecture
-- I have also taught the intermediate computer architecture course (the first Hennessy and Patterson book).
Prior fall 2017 course page is here (I was on a child-rearing leave in fall 2018).
RECENT SELECTED PUBLICATIONS
⬞ Citations: 1423 ⬞ H-index: 15
Data was updated on 2020-01-25.
The full list of CASLAB publications is available here.
Ilias Giechaskiel, Kasper Rasmussen, and Jakub Szefer,
"CAPSULe: Cross-FPGA Covert-Channel Attacks through Power Supply Unit Leakage",
in Proceedings of the IEEE Symposium on Security and Privacy (S&P), May 2020.
[ BibTeX ]
Wenjie Xiong, and Jakub Szefer,
"Leaking Information Through Cache LRU States",
in Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), February 2020.
[ BibTeX ]
Shuwen Deng, Wenjie Xiong, and Jakub Szefer,
in Proceedings of the International Symposium on Computer Architecture (ISCA), June 2019.
[ PDF ]
[ BibTeX ]
My group regularly publishes hardware (and associated software) code for our projects under open-source licenses,
mostly GPLv2 or newer.
To-date my group has published 12 projects totaling 129,785 lines of code.
The hardware and software codes can be obtained from CASLAB's code page.
Data was updated on 2020-01-07.
The data was computed using this script.