

# **FAME: Fault-attack **A**ware **M**icroprocessor **E**xtensions for Hardware Fault Detection and Software Fault Response**


Bilgiday Yuce, Nahid Farhady Ghalaty, Chinmay Deshpande, Conor Patrick,  
Leyla Nazhandali, Patrick Schaumont

Virginia Tech


**HASP 2016**

This research was supported in part through the NSF Grant 1441710, and in part through the SRC.


- Threat model expands from software into hardware.



- Inject engineered faults into with a specific security objective in mind



- Inject engineered faults with a specific security objective in mind
- *Analyze* fault response of the software to break the security



- May enable **bypass** of security checks/actions

```

int pinCheck (int userPin) {
    if (userPin == devicePin) {
        unlockPhone();
        return 0;
    } else {
        lockPhone();
        return -1;
    }
}
    
```



**Instruction skip**



**Phone is unlocked even if userPin is wrong**


- May enable leakage of secret information
- Even correct output may leak the secret information.

```

// Elliptic Curve Cryptography
// (Simplified) Scalar Multiplication
...
Q[0] = 2Q[0];
Q[1] = Q[0] + P;
Q[0] = Q[key_bit];
return Q[0];

```

 Inject a fault into P

 If the fault does not affect the output, key\_bit is 0.

- **Fault handling** can be separated into **Fault Detection** and **Fault Response**
- **Fault Detection:**
  - It must be **low-latency**
  - It must be **hard-to-bypass**



**Hardware Fault Detection**

- Fault handling can be separated into Fault Detection and Fault Response
- Fault Detection:
  - It must be low-latency
  - It must be hard-to-bypass
- Fault Response:
  - It must be application-specific
  - It must be adaptive

→ Hardware Fault Detection

→ Software Fault Response




- Fault handling can be separated into Fault Detection and Fault Response
- Fault Detection:
  - It must be low-latency
  - It must be hard-to-bypass

→ Hardware Fault Detection
- Fault Response:
  - It must be application-specific
  - It must be adaptive

→ Software Fault Response
- **Communication** between Fault Detection and Response
  - SW Fault Response must be aware of HW fault status
  - Processor HW must have features to support fault-attack resistant execution of SW Fault Response

→ **HW/SW Approach**

- Combination of HW/SW extensions
- Captures faults using fault detectors in HW level
- User-defined fault policy in SW level
- Fault-attack resistant execution of fault policy
- Status & recovery information to fault handler




## Nominal Mode

```
...  
User Application  
PC-1 : LD  MEM[key_address], R1  
PC   : LD  MEM[state_address], R2  
PC+1 : XOR R1, R2, R2  
PC+2 : ST  MEM[state_address], R2  
...
```


Software  
-----  
Hardware

## Nominal Mode




Software

Hardware




## Nominal Mode





Software


Hardware



FIRST Hardware/Software Extensions









**Nominal Mode**

```

; AES Start
...
; Round 10, addRoundKey

LD     MEM[key_address], R1
LD     MEM[state_address], R2
XOR   R1, R2, R2
ST     MEM[state_address], R2
...
    
```



**Safe Mode**

```

; Trap handler
; Read FRRs to determine the valid FRR
; and get the trap return address
call  40001fcc <read_asr>

; Restore the pre-fault state of R2
call  40001f4c <write_asr>


; Return from trap
rett  <next instruction>
    
```





- Protects against setup **time violation** attacks
  - Clock/voltage glitching
  - Voltage underfeeding
  
- Extends a **Leon3** processor to FAME
  - 32-bit, 7-stage RISC Pipeline
  
- Implemented and tested on a **Spartan6 FPGA** of a **SAKURA-G board**

# Fault Injection and Evaluation Setup



FAME Monitor

Glitcher Controller

PC - FAME Connection

SAKURA-G Board

Pulse Generator

Oscilloscope

PC - Glitcher Connection

- Hardware Overhead (9% logic, 15% regs)

Component	# LUTs	# Registers
LEON3 (baseline)	3,435	1,275
FCU and FRR	256 (7.5%)	181 (14%)
FDU	53 (1.5%)	3 (1%)

- Software Overhead (application dependent)

Application	# Cycles	Footprint (Byte)
AES (baseline)	17,631	25,964
AES + fault-Resume	17,810 (+1%)	26,116 (+0.6%)

- FAME provides a HW/SW solution to handle fault attacks:
  - Low-cost
  - Performance-efficient
  - Adaptive
  - Backward-compatible
  
- FAME is generic
  - Can support multiple fault detectors/sources
  - Can support multiple CPU architectures

# Thank you!





- **Full fault-tolerance**
  - Information, temporal, or spatial redundancy
  - Either in Software or Hardware
  
- **Detect-and-Despair**
  - Mute/Lock the device
  - Initiate a hard-reset event
  - Kill/Destroy the device

**Expensive**

**Multiple  
Fault Injection**


**Adaptive  
Adversary**

**Disable  
Fault Response**

- Software countermeasures
  - Instruction Duplication, Application-specific redundancy, Concurrent Error Detection
  - Performance Hit and increased footprint
- Fault tolerant design
  - Redundant hardware design (similar overhead)
- Secure Processors
  - Memory integrity, confidentiality, attestation, isolation, ...
  - Do not address faults



- FRR allow to rewind the *selected* processor state one clock cycle, just before the fault was injected.




- Minimum Content of FRR:
  - Return address to the interrupted program
  - Processor status register
  - Register file inputs of write- back stage

# How do FRRs Maintain the Backup State?




- FRR allow to backtrack *selected* processor state one clock cycle, before the fault was detected.




- Minimum Content of FRR:
  - Return address to the interrupted program
  - Processor's status register
  - Register file inputs of write- back stage

- Timing Violation Detector
  - caused by glitches
  - caused by voltage starving



- Not limited to glitches.
  - Optical, EM, overvoltage, .. detectors
  - Memory/Register checksum



- May enable leakage of secret information by altering the data flow

```
// (Simplified) AES AddRoundKey
```

```
...
```

```
state = secretKey ^ state;
```

```
ciphertext = state;
```

```
return ciphertext;
```

 Zeroize the state



**Ciphertext will be equal to secretKey**