

bit.ly/cloudfpga



Overview of Cloud FPGA Systems

Prof. Jakub Szefer Dept. of Electrical Engineering Yale University



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

Cloud FPGA Review

- On-demand access to FPGAs to deploy custom hardware accelerators
- No up-front costs (no purchasing hardware, licenses, servers, etc.)
- Easy to scale out, just rent more instances

Challenges (and Opportunities):

- Need to write the hardware design from scratch, e.g. Verilog, then test, and deploy
 - Motivation for EENG 428 / ENAS 968
 - Also, recent move to High-Level Synthesis
 - Also, pre-made FPGA designs sold on marketplaces
- Need to understand FPGAs and whole system to get best results
 - More motivation for EENG 428 / ENAS 968
- Less control over data, and resulting security issues due to cloud provider or other users
 - Even more motivation for EENG 428 / ENAS 968





5

EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

Image: BY Share: bit.ly/cloudfpga

Interfacing FPGAs with Servers using PCIe

- Part of the FPGA's logic is used for communication with the outside world
- Input and output (I/O) are need to send data to FPGA or get data back from FPGA after processing is done
- Many interface standards exist:
 - Serial port, USB
 - Ethernet, QSFP, QSFP+, SATA
 - PCI Express (PCIe)
 - Custom
- In commercial Cloud FPGAs, PCIe is the de-facto standard for communication between the host server and the FPGA board
 - Send or receive data byte by byte
 - Send or receive data using Direct Memory Access (DMA)
- Newest protocol: Compute Express Link (CXL) using PCIe







EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

6

 In research or prototype deployments the communication between the FPGA and server can be done via UART, i.e. serial port

Interfacing FPGAs with Servers using Serial Port & JTAG

- Much slower than PCIe
- Simpler to setup, does not require special PCIe device drivers
- Most often UART-over-USB is used, serial port data is accessed via /dev/ttyUSB on Linux for example,
 - Computer encodes UART packets into USB, and there is extra chip on the FPGA board that decodes UART from USB before sending data to/from the FPGA chip itself.
- Also need to configure the FPGA, which is done using JTAG port
 - Most often JTAG-over-USB is used
 - Computer encodes JTAG packets into USB, and there is extra chip on the FPGA board that decodes JTAG from USB before sending commands to the FPGA chip itself.





Not actual server used in Cloud FPGAs, but has all the key hardware:

- Main CPU for controlling the server (32-core EPYC 7551 CPU)
- Network interfaces for communication
- 8 FPGA boards (Xilinx Alveo U250 accelerator cards)



Cooling fans, FPGAs are

Host CPU,







Cloud FPGA Servers – FPGA Interconnections

Future options for interconnecting Cloud FPGAs

FPGA chip EENG 428 / ENAS 968 – Cloud Computing with FPGAs DRAM images from © Jakub Szefer https://www.newegg.com/p/0RN-003K-00071

Cloud FPGA Servers – FPGA DRAM

- FPGA boards used in Cloud FPGAs typically come with DRAM chips installed on the boards itself, for direct use by the FPGA
 - Today usually DDR4: about 18 GB/s
 - All memories work in parallel: about 150 GB/s
 - Typically 4 x 16GB = 64GB of memory
- DRAM controller needs to be instantiated on the FPGA
 - In addition to other controllers, such as PCIe





Summary of Typical Cloud FPGA Hardware



Example FPGA Accelerator Cards



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

FPGAs used in Cloud FPGA Infrastructures

- Xilinx Virtex UltraScale+ FPGA VCU1525
 - Very similar to card used in Amazon F1
 - 2,500,000 logic cells
 - Thermal Design Power (TDP) of 225W
 - Up to PCIe 4.0 and DDR4 and QSFP networking
- Xilinx Alveo U200/U250/U280 Accelerator Cards
 - Likely cards for Amazon F1 SDAccel
 - 800,000 to 1,000,000 LUTs
 - Thermal Design Power (TDP) of 225W
 - Up to PCIe 4.0 and DDR4 and QSFP networking
- Catapult FPGA Accelerator Card (Microsoft + Intel FPGAs)
 - Altera Stratix V GS D5
 - 172,000 ALMs

Share:

PCIe 3.0 and DDR3







Other Recent FPGA Cards

- Xilinx Alveo U50 Accelerator Card (2019)
 - Uses Xilinx's 16nm UltraScale+ FPGA architecture
 - 800,000 LUTs
 - Thermal Design Power (TDP) of 75W
 - PCIe 4.0 and HBM2
 - QSFP networking
- Intel D5005 Programmable Acceleration Card (2019)
 - Uses Intel's 14nm Stratix 10 SX FPGA architecture
 - 2,800,000 logic elements
 - Thermal Design Power (TDP) of 215W
 - PCIe 3.0 and DDR4
 - QSFP networking









Other Recent FPGA Cards

- SmartSSD Computational Storage Drive (approx. 2021)
 - 3.85 TB SSD NVMe drive
 - Uses Xilinx Kintex[™] Ultrascale+ KU15P FPGA
 - 300,000 LUTs

Share:

- Thermal Design Power (TDP) of 25W (FPGA)
- PCIe 3.0 and 4GB DRAM on FPGA
- Achronix VectorPath Accelerator Card (approx. 2021)
 - Uses Achronix Speedster7t FPGAs
 - 380,000 to 2,600,000 logic elements depending on part number
 - Thermal Design Power (TDP) of not specified
 - PCIe 4, may be updated to PCIe5, and DDR5







New FPGA Architectures and Other Advances



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

New FPGA Architectures

Xilinx Versal architecture

- 7nm technology
- 800,000 LUTs + AI engines + Arm cores
- PCIe 4.0, DDR4, HBM, and memory coherent with CPUs via CCIX
- Heterogeneous system, with Arm cores, real-time processors, Al and DSP engines, DDR and HBM, etc.

Intel Agilex architecture

- 10nm technology
- 900,000 ALMs + Arm cores
- PCIe 4.0, DDR4, HBM, and memory coherency with Xeon CPUs
- 3D heterogeneous system-in-package (SiP) using Embedded Multi-Die Interconnect Bridge (EMIB), and chiplet-based architecture
- Future trend from pure FPGAs to heterogeneous systems built around FPGAs









Vertically Integrating More Components onto a Chip

Die stacking images and information from Gabe Loh [16]

- Die stacking is recent technology introduced in computer chips, coming to FPGAs as well
- First major application in DRAM: High Bandwidth Memory (HBM) made of multiple DRAM dies

Die stacking:

- Multiple chips are stacked vertically on top of each other
- Increase density of chips
- Reduce interconnect distance
 - Faster connection
 - Less power

Share:

bit.ly/cloudfpga

 Enabled by technologies such as Through Silicon Vias (TSVs)





- Can stack many layers
- Each layer is (about) the same size
- Cooling is difficult

Share:

- Limited number of pins
- Power delivery is difficult

bit.ly/cloudfpga



Xilinx die diagran EENG 428 / ENAS 968 - Cloud Computing with FPGAs from [15] © Jakub Szefer

(sometimes "3D" is used for this configuration as well)

- Only one layer high
- Variable die sizes
- Cooling is easier
- More pins, but bigger area
- Power delivery is easier

........



- Combine 2.5D with 3D stacking
- Some components are 3D stacked
- Some components are regular 2D
- All are stacked on the interposer in 2.5D manner



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

٠

Mix 2.5D, 3D, and 5.5D

FPGA "Free Lunch" with New Technologies

Future hardware allowing for bigger FPGAs, with more features

- Bigger FPGAs 2.5D stacking allows smaller dies to be made into bigger FPGAs
- Other improvements:
 - Better PCIe for faster connection to host server
 - FPGA-to-FPGA communication for faster data transfer between FPGAs
 - Faster DDR quicker access to large DRAM
 - HBM faster access to memory
 - Other accelerators use 3D integration and chiplets to add AI, GPU, and other accelerators
- Programming FPGA will not change, still need hardware design skills
- But need to understand whole system, not just FPGA chip itself



Questions?







Cloud FPGA Software

Prof. Jakub Szefer Dept. of Electrical Engineering Yale University



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer



Cloud FPGA Server Software Stack

- Server software stack includes hypervisor, guest VMs, and user applications running on the VMs
- In laaS setting:
 - Hypervisor is controlled by the cloud provider
 - Hypervisor controls all hardware
 - Users provide guest VM images (AMIs in Amazon's terminology)
 - Users provide applications and software that run in VMs
 - Cloud providers can give VM images with pre-installed tools, e.g., for FPGA development and programming







Leveraging Hypervisor for Server Management

- Cloud provider runs management software (e.g., open-source OpenStack or proprietary software) that allocates instances to users
- Each server runs hypervisor that actually controls the VMs on each server and manages resources assigned to that VM (instance)
- Hypervisor gives access to assigned hardware, such as FPGAs
- User's VMs use built-in libraries to communicate with the FPGAs via PCIe drivers





Guest VM Software and Libraries

- FPGA programming tools
 - Verilog, VHLD, SystemVerilog, etc.
 - High-Level Synthesis
 - E.g. Xilinx Vivado or Intel Quartus
- FPGA programming tools can be run: locally by user, on VM (without FPGA), on VM (with FPGA)
- PCIe drivers for FPGA board
- Tools (often command line) for checking status, programming, clean up, etc.
- Libraries for programming languages (e.g., C or Python) for sending and receiving data from the FPGA
 - (slow) Read or write data word by word user initiates each read or write
 - (faster) Bulk copy of data copy data word by word, but under control of a library function
 - (fastest) Direct Memory Access copy data in large chunks between DRAM and FPGA



eripheral Component Interconnect (PCI) i

FPGAs as End PCIe Devices

- Peripheral Component Interconnect (PCI) is a standard computer bus for connecting devices to the CPU
- PCIe is the Peripheral Component Interconnect Express bus introduced in 2003, de-facto standard for all peripherals
 - There is also SATA for disks, and new standards for SSD drives
- Each PCI peripheral is identified by a bus number, a device number, and a function number: BDF triplet
- Each FPGA will have assigned BDF number in the system
 - Virtual numbers, managed by the hypervisor





Text and images adapted from: Linux Device Drivers, 3rd Edition, Chapter 12 by Greg Kroah-Hartman, Alessandro Rubini, Jonathan Corbet





EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

Interacting with PCIe Devices

- PCI and PCIe devices are access through a set of memory-mapped registers
- All PCI devices feature at least a 256-byte address space; the first 64 bytes are standardized, while the rest are device dependent:
 Ox0 Ox1 Ox2 Ox3 Ox4 Ox5 Ox6 Ox7 Vendor Device Command Status
- Further configuration and interaction is done through memory regions mapped at the base address registers (BAR)
 - PCIe example on right shows 6 BARs
 - Each BAR is a memory-mapped region
 - Side and location is specified by the corresponding BAR in the configuration space

Text and images adapted from: Linux Device Drivers, 3rd Edition, Chapter 12 by Greg Kroah-Hartman, Alessandro Rubini, Jonathan Corbet







Interacting with PCIe Devices from Applications

- Linux (or in general OS) drivers are responsible to configure the devices
- Users can write or read data via the BARs to get or put data to or from device

Different BARs can exist for:

- Directly read or write data
 - Writing data causes it to be written to a register or buffer in FPGA
 - Writing data is done by **poke()** commands in Amazon F1
 - Reading data causes data from FPGA register or buffer to be sent to user
 - Reading data is done by **peek()** command in Amazon F1
- Setup information about DMA transaction
 - Write data such as: amount of data to copy, DRAM address, copy to or from FPGA
 - Write anther configuration register to trigger the DMA

More later in the course on PCIe and AXI bus...



Executing Designs and Data & IP Privacy Issues



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer 

Details of working with Amazon F1 Cloud FPGAs will be given in following lectures throughout the semester, this is a high-level summary...

- A hardware development kit (HDK) needs to be used to create and compile a design for the FPGA
 - Design must include required parts such as PCIe, which is part of the *shell* in AWS terminology
 - Other parts are optional and up to the user, e.g. DRAM and user logic; all must pass design check rules
- The FPGAs are loaded with Amazon FPGA Images (AFIs), which are pretty much just *bitstreams* generated by the FPGA tools
 - Once loaded, user can interact with the hardware







Using Amazon F1 as an example, the cloud provider has access to all the design details in the digital check points

- Need to read the license agreement and privacy policies
- Effectively cloud provider has access to whole hardware (and software) design

Data protection

- Data transfer between server and FPGA is not encrypted
- Data in FPGA's DRAM is not encrypted
 - May be scrambled by DRAM modules
- Possible to physically probe buses, debug via JTAG, etc.
 - Cloud provider controls *shell*, PCIe code, DRAM code, etc.

Certification of cloud providers

- For use with sensitive (government or medical data) cloud providers need to get certified
- Check procedures, maybe code, and form promise by the cloud provider to follow certain rules



Questions?







A Step Back: Mapping from HDLs to FPGAs

Prof. Jakub Szefer Dept. of Electrical Engineering Yale University



EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

COLOR SA BY SA Share: bit.ly/cloudfpga

EENG 428 / ENAS 968 – Cloud Computing with F © Jakub Szefer

35

From HDL to FPGA Configuration Bitstream

- FPGA needs to be programmed to actually perform useful operation
- Usually start with hardware designs written or described in a Hardware Description Language (HDL)
 - Verilog, SystemVerilog, VHDL, or generated from HLS
- Synthesize to logic blocks
- Place or map logic blocks in FPGA
- Route connections between logic blocks
- Generate FPGA programming file





Routing Logic and Generate Bitstream

- Once the locations for all the logic gates in a circuit have been selected, routing needs to be performed to connect the CLBs together via the available wires
- Once routing is selected, then it can be determined which connections in the switchboxes should be turned on to connect the required wires and CLBs
 - Two-level routing:
 - First select routing channels, but not specific wires (global routing)
 - Second, select wires within routing channels (local routing)
- Once the CLB configurations are selected and the switchbox configurations are selected, generate a bitstream according to the FPGA vendor's format





Look-Up Tables (LUTs) Review

- Look-Up Tables (LUTs) are part of Configurable Logic Blocks (CLBs)
 - They are used to realize combinatorial logic
 - Need to define contents of each LUT
- Example, 2-input LUT can realize
 - Any function of 2 inputs
 - Any function of 1 input





EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

A Simplified FPGA: Floorplan

- Components of a very simplified FPGA:
 - CLBs with LUTs
 - Routing wires
 - Switchboxes
 - IO pads
- Can reference the elements by their (x,y) coordinates





EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer

A Simplified FPGA: Switchbox

- A switchbox is used to connect routing wires
- An example switchbox with 6 possible connections
 - a) N to W
 - b) N to E
 - c) W to S
 - d) S to E
 - e) N to S
 - f) W to E
- Set control bit to 1 to connect, set control bit to 0 to keep connection open
- Example configuration
 - **a b c d e f** 0 1 1 0 0 0





EENG 428 / ENAS 968 – Cloud Computing with FPGAs © Jakub Szefer



Example: 4-input AND Gate Circuit

- A 4-input AND gate is a logic gate that performs logical AND of four 1-bit inputs
 - Truth table for the 4-input AND
- Mapping 4-input AND to 2-input, 1-output LUTs requires 3 LUTs
 - AND(a,b,c,d) = AND(AND(a,b), AND(c,d))
 - У″ У′У″ a b c d У′ У 0 0 0 0 0 1 0 0 1 0 1 0





Example: Half-Adder Circuit

- Half-Adder is a simple circuit that performs addition of two 1-bit numbers a and b, and generates output of sum, s, and carry out, c
 - Truth table for the half-adder:
 - a
 b
 c
 s

 0
 0
 0
 0

 0
 1
 0
 1

 1
 0
 0
 1

 1
 1
 1
 0
- Mapping half-adder to 2-input, 1-output LUTs requires 2 LUTs
 - One LUT for c output, and one LUT for s output

a b	С	a b	S
0 0	0	0 0	0
0 1	0	0 1	1
1 0	0	1 0	1
1 1	1	1 1	0







Practice Examples

- A 2-1 Mux has 3 inputs: 2 data inputs and 1 select signal and 1-output gate
 - Select s = 0 select input a, else select input b

• A Full-Adder is a circuit that adds two 1-bit inputs **a** and **b** as well as a carry-in signal **ci**, and outputs sum **s** and carry out **co**



0

1

0

0

1

1

0

1

0

0

0

a b s

0 0

 $\left(\right)$

1

0

1 1

0 0

0 1

1 1 0

1

0

()

 $\left(\right)$

 $\left(\right)$

1 1

1

0

0

2 – 1 Mux

0



Empty Floorplan for Practice Examples

0

SA

 \odot



Questions?





References Used in Slides

- 1. Lucian Armasu. "AMD, Xilinx Claim World Record for Machine Learning Inference." Tom's Hardware, Oct. 2018. Available at: <u>https://www.tomshardware.com/news/amd-xilinx-machine-learning-inference-record,37885.html</u>.
- 2. Arne Verheyde. "Xilinx One-Ups Intel With PCIe 4.0 Alveo U50 Data Center Card." Tom's Hardware, Aug. 2019. Available at: <u>https://www.tomshardware.com/news/xilinx-alveo-u50-accelerator-card-pcie-4-hbm,40111.html</u>.
- 3. Intel® FPGA Programmable Acceleration Card D5005. Available at: <u>https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/intel-fpga-pac-d5005/overview.html</u>.
- 4. Xilinx Starts Sampling 7nm Versal FPGA. Available at: <u>https://www.tomshardware.com/news/xilinx-shipping-versal-acap-ai-prime,39661.html</u>.
- 5. Intel® Agilex[™] FPGA Product Brief. Available at: <u>https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/solution-sheets/intel-agilex-fpga-product-brief.pdf</u>.
- 6. Xilinx Alveo, Adaptable Accelerator Cards for Data Center Workloads. Available at: <u>https://www.xilinx.com/products/boards-and-kits/alveo.html</u>.
- 7. Xilinx Virtex UltraScale+ FPGA VCU1525 Acceleration Development Kit. Available at: https://www.xilinx.com/products/boards-and-kits/vcu1525-a.html.
- 8. Large-Scale Reconfigurable Computing in a Microsoft Datacenter. Available at: <u>https://www.microsoft.com/en-us/research/uploads/prod/2014/06/HC26.12.520-Recon-Fabric-Pulnam-Microsoft-Catapult.pdf</u>.



References Used in Slides



- 9. "Amazon (company)." Wikipedia, The Free Encyclopedia. Available at: <u>https://en.wikipedia.org/w/index.php?title=Amazon_(company)&oldid=910179769</u>.
- 10. "Amazon Web Services." Wikipedia, The Free Encyclopedia. Available at: <u>https://en.wikipedia.org/w/index.php?title=Amazon_Web_Services&oldid=909747505</u>.
- 11. Amazon EC2 Instance Types. Available at: <u>https://aws.amazon.com/ec2/instance-types/</u>.
- 12. Amazon EC2 F1 Instances. Available at: https://aws.amazon.com/ec2/instance-types/f1/.
- 13. Announcing improved networking performance for Amazon EC2 instances. Available at: <u>https://aws.amazon.com/about-aws/whats-new/2017/09/announcing-improved-networking-performance-for-amazon-ec2-instances/</u>.
- 14. Fixed broadband speeds are getting faster what's fastest in your city? Vox. Sep 7, 2017. Available at: https://www.vox.com/2017/9/7/16264430/fastest-broadband-speeds-ookla-city-internet-service-provider.
- 15. "Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency". Available at:

https://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf.

- 16. Gabe Loh. "Die Stacking Integration: Technologies and Applications". ACACES Summer School 2019.
- 17. "Bandwidth vs. Latency: What is the Difference?". Available at: <u>https://www.highspeedinternet.com/resources/bandwidth-vs-latency-what-is-the-difference</u>.
- 18. FCC. "2016 Measuring Broadband America Fixed Broadband Report". Available at: <u>https://www.fcc.gov/reports-research/reports/measuring-broadband-america/measuring-fixed-broadband-report-2016</u>.



References Used in Slides

- 19. "Smart SSD, Computational Storage Drive", <u>https://www.xilinx.com/content/dam/xilinx/publications/product-briefs/xilinx-smartssd-computational-storage-drive-product-brief.pdf</u>
- 20. "VectorPath Accelerator Card", <u>https://www.achronix.com/product/speedster7t-fpgas</u>

