
Cloud FPGA • \bullet **EENG 428** ENAS 968 •

bit.ly/cloudfpga



Lecture: Design Simulation and Testing

Prof. Jakub Szefer Dept. of Electrical Engineering, Yale University


EENG 428 / ENAS 968 Cloud FPGA



EENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019

Design Simulation and Testing on Amazon F1

- Designs implemented on Cloud FPGAs in Amazon F1 include many modules and IP cores not just the user's logic, and also associated software
 - The design simulation need to consider all of the components
 - The design needs to be progressively tested: from individual modules, to whole hardware, to whole software-hardware system
- Design parts simulation and testing:




Simulation From Modules to Whole Design

When developing Cloud FPGA designs, they have to be simulated to validate correct execution and behavior of the hardware (and software)

- 1. Simulate individual Verilog modules with testbenches
- 2. Simulate whole custom logic hardware design with simulated AXI bus
- 3. Simulate whole F1 hardware and software tests
- 4. Run the actual design on the F1 FPGAs

Full simulation may still result in some errors due to difference between real PCIe, AXI, etc. and simulated protocols







GP

VHPI

FU

https://cocotb.readthedocs.io/en/latest/introduction.html

Python

Test

Coroutine

Coroutine

Coroutine

Coroutine

Coroutine

Coroutine

5


Scheduler

DUT (Verilog / VHDL)

Simulating Individual Modules

First, each Verilog module should be simulated with a testbench to ensure it is working as expected.

- Testing does not require use of Amazon F1 resources, can be done locally using **iverilog**, for example
- Fast for most basic modules, as long as size of module is small
- Testing can be automated with frameworks such as cocotb which uses Python to write tests for the hardware modules. and works with **iverilog** (and others)



Embed

Extend

Scheduler






Simulating Custom Logic with Simulated AXI

Second, once each module is tested, the whole custom logic design needs to be check that it works with the AXI interface (used to connect to the PCIe module).

- Need to write a simulation of the AXI master (PCIe module's interface to user's logic)
- Testbench needs to generate correct AXI signals with the right timing
- · Check that user's logic replies with correct data or behavior
- Likewise can automate the tests with frameworks such as cocotb to improve the testing coverage





Third, the whole hardware design can be simulated with tests in SystemVerilog and/or C through Amazon's HDK.

- This simulation covers all the parts of the design
- SystemVerilog tests can simulate peek() and poke() commands to simulate software functionality
- C tests can simulate real C code interacting with the hardware
 - The same C code can be used for simulation and for use with real hardware FPGAs
- Because the Amazon F1 designs use proprietary (Xilinx) IP modules for PCIe, DRAM, etc. the designs can not be simulated easily with open-source tools; instead commercial tools are needed to be used



RTL Simulators used in Amazon F1

- Amazon supports a number of simulators, they can all load proprietary IP for the PCIe, DRAM, etc. and simulate the whole shell and user's custom logic
- Table of supported simulators, from fall 2019:


| Simulator | Vivado 2017.4 | Vivado 2018.2 | Vivado 2018.3 | Vivado 2019.1 |
|---|----------------------|---------------------|-------------------|-------------------|
| Xilinx Vivado XSIM | Vivado v2017.4 | Vivado v2018.2 | Vivado v2018.3 | Vivado v2019.1 |
| Synopsys VCS | M-2017.03- SP2-11 | N-2017.12- SP1-1 | N-2017.12- SP2 | O-2018.09 |
| Mentor Graphics Questa | 10.6b | 10.6c_1 | 10.6c_1 | 10.7c |
| Cadence Incisive Enterprise Simulator(IES) | 15.20.063 | 15.20.063 | 15.20.063 | 15.20.065 |

• For course-related work, the default xsim is sufficient



Amazon F1 Simulation Framework

• The simulation framework provides simulation of the shell (PCIe, etc.) and DRAM modules, and allows for simulation of user's software code






EENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019

9

Custom Logic Directory Structure

- Each Custom Logic (CL) design has a fixed directory structure for all the hardware code, software code, tests, etc.
 - build scripts and define files related to the build process
 - design actual hardware code, given code is mostly in **SystemVerilog**
 - software software associated with the design
 - scrpts and testbenches for validating the design • verif –

© Jakub Szefer, Fall 2019





SystemVerilog Tests for Custom Logic Designs

module test_hello_world();

• Example test for the Hello World example:

Simulated **peek()** and **poke()** commands

import tb_type_defines_pkg::*; `include "cl_common_defines.vh" // CL Defines with register addresses // AXI ID parameter [5:0] AXI ID = 6'h0; logic [31:0] rdata; logic [15:0] vdip_value; logic [15:0] vled_value; initial begin tb.power_up(); tb.set_virtual_dip_switch(.dip(0)); vdip_value = tb.get_virtual_dip_switch(); \$display ("value of vdip:%0x", vdip_value); \$display ("Writing 0xDEAD_BEEF to address 0x%x", `HELLO_WORLD_REG_ADDR); tb.poke(.addr(`HELLO_WORLD_REG_ADDR), .data(32'hDEAD_BEEF), .id(AXI_ID), .size(DataSize::UINT16), .intf(AxiPort::PORT_OCL)); // write register tb.peek(.addr(`HELL0_WORLD_REG_ADDR), .data(rdata), .id(AXI_ID), .size(DataSize::UINT16), .intf(AxiPort::PORT_OCL)); // start read & write \$display ("Reading 0x%x from address 0x%x", rdata, `HELLO WORLD REG ADDR); if (rdata == 32'hEFBE ADDE) // Check for byte swap in register read \$display ("TEST PASSED"); else \$display ("TEST FAILED"); tb.peek_ocl(.addr(`VLED_REG_ADDR), .data(rdata)); // start read \$display ("Reading 0x%x from address 0x%x", rdata, `VLED_REG_ADDR); if (rdata == 32'h0000_BEEF) // Check for LED register read \$display ("TEST PASSED"); else \$display ("TEST FAILED"); vled_value = tb.get_virtual_led(); \$display ("value of vled:%0x", vled_value); tb.kernel_reset(); tb.power_down(); \$finish; end endmodule // test_hello_world



EENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019

Tutorial on Setting-up GUI and Running Simulations on F1 Developer AMIs will show you how to run simulations of the Amazon F1 Cloud FPGA designs.

| Q X Image: Comparison of the second of | _ 0 | - | | |
|--|----------|-----|-----|---------|
| INDULTION - Simulation Result - thwdb Scope × Sources | | | | |
| Stope × Sources O < | Layout | | | |
| Q X 0 | | | | ? |
| me Design Unit b b b card card <td< th=""><th>? 🗆 🗹</th><th>? □</th><th></th><th>3</th></td<> | ? 🗆 🗹 | ? □ | | 3 |
| Ub Ub <thub< th=""> Ub Ub <thu< th=""><th></th><th></th><th></th><th>4</th></thu<></thub<> | | | | 4 |
| Ub Ub Name Value • Grad card < | | | | |
| and draid man, A and draid man, A and draid man, A and draid man, B and drai | | | | |
| Su Ugódar Jomm, A. Godar Jomm, M | 5,180 | 5,1 | .80 | ns 1 |
| > □ ∪ 0dr4_rolmm_y ∴ 0 dr4_rolmm_y > □ ∪ dr4_rolmm_C ∴ dr4_rolmm_y > □ ∪ dr4_rolmm_Z ∴ dr4_rolmm_y > □ ∪ dr4_rolmm_Z ∴ dr4_rolmm_Y > □ ∪ dr4_rolmm_Z ∴ dr4_rolmm_Y > □ □ track ∴ dr4_rolmm_Y > □ track ∴ dr4_rolmm_Y □ track ∴ dr4_rolm_Y □ track ∴ dr4_rolm_Y □ track ∴ dr4_rolm_Y □ track ∴ dr4_rolm_Y | کے کے ا | | | |
| 2 | | | | |
| <pre>> u</pre> | | | | |
| > u sh bh sh bm > u sh sh bm > u sh sh dar > u sh_CL_REG_SLC wiregister_sli 0 CL_HA_0 ia_0 0 CL_HA_1 ia_0 0 CL_HA_1 ia_0 0 CL_UA_0 ia_0 col_aradd(310) 0 CL_HA_1 ia_0 0 CL_VO_0 vo.0 0 CL_VO_0 vo.0 0 CL_VO_0 ia_0 ol_avaid.q > u CL_VO_0 ia_0 ol_aradd(1310) > bh.ocl_avaid.q vo.0 > u CL_VO_0 ia_0 ol_aradd(1310) > bh.ocl_avaid.q vo.0 vo.0 vo.0 u CL_VO_0 ia_0 ol_aradd(1310) > bh.ocl_aradd(1310) vo.0 vo.0 vo.0 vo. | 00000000 | 000 | | |
| <pre>> @ sh</pre> | | | | |
| V III (L) cl_hello_world > SH_DDR sh_ddr 3 sh_ocl_arad/13.00 3 sh_ocl_araddr[31.00] 3 sh_ocl_araddr[31.00] <t< td=""><td></td><td></td><td></td><td></td></t<> | | | | |
| <pre>> SH_UDK sh_odr > Sh_UCK_EEGSLC awiregister sl 0 CL_UA_0 iia_0 0 CL_UA_1 iia_0 0 CL_UA_1 iia_0 0 CL_VO_0 vio_0 0 CL_VO_0 vio_0 0 CL_VO_UA iia_viccunter 0 glbl glbl 0 test_hello_world test_hello_world 0 test_hello_world 0 test_hello_world test_hello_world 0 test_hello_world</pre> | | | | |
| > a X0L_OCL_REG_SLC_ awi_register_sl a CL_ULA_1 iia_0 a CL_ULA_1 iia_0 b Sh_ocl_wawaid_q c CL_VO_0 vio_0 c CL_VO_ULA iia_vio_counter glbl glbl c test_hello_world test_hello_world c test_hello_ | | | | |
| ⓐ CL_ILA_0 ⓐ Ia_0 ⓐ Sh_ocl_awald_q ⓐ Sh_ocl_awald_q ⓐ Sh_ocl_awald_q ⓐ Sh_ocl_awald_q ⓐ Sh_ocl_awald_q ⓐ Sh_ocl_awald_q ⓑ Sh_ocl_awald_q ⓐ Sh_ocl_awald_q ⓑ Sh_ocl_awald_q | | | | |
| • CL_ILA_1 • ila_0 • S sh_ocl_awadd(a(1:0) • Sh_ocl_awadd(a(1 | | | | |
| <pre>> CL_DEBUG_BRIDGE cl_debug_bridge CL_VNO_ VNO_0 CL_VNO_ULA</pre> | | | | |
| CL_VIO_0 vio_0 CL_VIO_ULA lla_vio_counter glbl glbl glbl glbl it sts_hocl_wstrb_q(3:0) it sts_hocl_wstrb_q(3:0) it sts_hocl_mstrb_q(3:0) it sts_hocl_mstrb_q(3:0) < | | | | |
| • CL_VIO_ILA ila_vio_rounter glbi glbi glbi glbi glbi test_hello_world | | | | |
| glbl glbl \lambda sh ocl_bready_q • test_hello_world test_hello_world \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · lambda sh ocl_aready sh ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_q · add save {/rb/card/spg.dL/sb ocl_aready_q \lambda sh ocl_aready_q \lambda sh ocl_aready_ | | | | |
| ■ test_hello_world test_hello_world Vis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q > Wis sh_ocl_arvald.q | | | | |
| > % % sh_ocl_araddr_q(3(3:0) % sh_ocl_areaddr_q(3(3:0) % sh_ocl_areaddr_q(3(3(0)) % sh_ocl_areaddr_q(3(3(0)) | | | | |
| Console × Messages ? - Q X + II II II II II add_wave {(/tb/card/fpga/CL/vled_g)} add_wave {(/tb/card/fpga/CL/vled_g)} add_wave {(/tb/card/fpga/CL/vled_g)} add_wave {(/tb/card/fpga/CL/vled_g)} add_wave {(/tb/card/fpga/CL/vled_g)} id id id id id add_wave {(/tb/card/fpga/CL/vled_g)} id id id id id id id id id id id id | | | | |
| Tcd Console x Messages ? - Q X \$ + II II II II II II III IIII IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | | | | |
| Tcd Console x Messages ? - Q X \$ + II II II II II II III IIII IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | | | | |
| Tcl Console × Messages ? - Q ¥ \$\vert\$ | | | | |
| Q ★ ★ ↓ ↓ ↓ add_wave {{/tb/card/tpgs/CL/tl ocl_wdsta}} add_wave {{/tb/card/tpgs/CL/cl ocl_wfsta}} add_wave {{/tb/card/tpgs/CL/cl ocl_wfsta}} add_wave {{/tb/card/tpgs/CL/cl ocl_wfsta}} add_wave {{/tb/card/tpgs/CL/cl ocl_wfsta}} add_wave {{/tb/card/tpgs/CL/cl ocl_wfsta}} | | _ | _ | |
| add_wave {{/tb/card/fpgg/CL/sh_ccl_wdata}} add_wave {{/tb/card/fpgg/CL/sh_ccl_wdata}} add_wave {{/tb/card/fpgg/CL/sh_ccl_waddr}} add_wave {{/tb/card/fpgg/CL/sh_ccl_waddr}} | ? _ [| ? _ | - 6 | 3 1 |
| add_wave {{/tb/card/fpgs/Cl/ch_ocl_wdata}} add_wave {{/tb/card/fpgs/Cl/ch_ocl_wfata}} add_wave {{/tb/card/fpgs/Cl/ch_ocl_ewaddr}} { | | | | |
| add_wave {{/tb/card/fpga/CL/sh_ocl_wdata}} add_wave {{/tb/card/fpga/CL/sh_ocl_wdata}} add_wave {{/tb/card/fpga/CL/sh_ocl_avaddr}} | | | | / |
| add_wave {{/tb/card/fpga/CL/sh_ocl_awaddr}} | | | | |
| 6 | | | | |
| | | | | |
| West of West account have | | | | > |
| Type a fot command here | | | | |







- When developing Cloud FPGA designs, they have to be simulated to validate correct execution and behavior of the hardware and the associated software
 - 1. Simulate individual Verilog modules with testbenches
 - 2. Simulate whole custom logic hardware design with simulated AXI bus
 - 3. Simulate whole F1 hardware and software tests
 - 4. Run the actual design on the F1 FPGAs
- Simulation is much faster compared to compiling the designs for the real hardware, but:
 - Differences can exist between simulated interfaces and real interfaces
 - Physical variations are not modeled in the simulation





Links to HDK pages from Amazon's AWS git include the version number, some documents seem to be not updated as frequently as others, thus the listed versions are not always the same. Most recent version as of when the slides were made was v1.4.10 for the HDK. It was updated to v1.4.10 during the fall 2019 semester.

1. "RTL Simulation for Verilog/VHDL Custom Logic Design with AWS HDK, RELEASE V1.4.11" Available at: https://github.com/aws/aws-fpga/blob/master/hdk/docs/RTL_Simulating_CL_Designs.md

