## **Cloud FPGA** $\bullet$ $\bullet$ **EENG 428** ENAS 968 •

# bit.ly/cloudfpga



#### **Lecture: Concurrent Processes**

# Prof. Jakub Szefer Dept. of Electrical Engineering, Yale University

### EENG 428 / ENAS 968 Cloud FPGA



EENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019 This lecture is mostly based on contents of Chapter 4, from "The Verilog Hardware Description Language" book [1], 5<sup>th</sup> edition. Example figures and (modified) code are from the textbook unless otherwise specified.

#### **Topics covered:**

- Synchronization between concurrent processes
- Events
- The wait statement
- Producer-consumer examples
- The disable statements
- Parallel blocks with **fork-join** statements





#### **Concurrent Processes**





### **Concurrent Processes**

- A process in an "abstraction of a controller, a thread of control that evokes the change of values stored in the systems registers" [1]
- A digital system can be thought of as a set of communicating, concurrent processes that pass information among themselves
  - Each process contains state information  $\rightarrow$  values eventually stored in hardware registers
  - The state is modified based on the process' inputs and current state
  - A module contains one or more concurrent processes
  - A system is typically made of one or more modules
- Each process effectively represents a state machine
  - Combinatorial logic is effectively state machine with 0 states
- Example: if there two processes that have n and m states, then a combined process would have in the worst case n \* m states

Could describe a processor using one process, but it would be very messy, so we break it into multiple processes

Recall that there can be module with no processes, just structural connection between modules

```
module computer;
    always
    begin
        powerOnInitializations;
        forever
        begin
            fetchAndExecuteInstructions;
        end
        end
end
endmodule
```





#### **Synchronization Between Processes**

- "When several processes exists in a system and information is to be passed among them, we must synchronize the processes to make sure that correct information is being passed" [1]
  - Each process is asynchronous with respect to each other
    - Can run on same or different clocks, but even if on same clock, one process does not know what state the other process is in  $\rightarrow$  need to explicitly synchronize
- A handshake protocol is needed to synchronize processes







EENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019

• Event control statements in Verilog allow to take actions when an event happens

#### Value change events

- The @ is used to specify value change events
- Value change events, watch for changes in wires or registers
- Stop procedure evaluation until there is an event
  - Positive edge, negative edge, or any value change
- If previous and new value are same, then no event is triggered

#### Named events

Share:

bit.ly/cloudfpga

- Named events, watch for changes in events, not actual wires or registers in the design
- Only really used for simulation not to write real hardware



on

end

endmodule

module dEdgeFF ( output reg q,

input clock, data

q <= data;

endmodule



- any of them order of listing the events does
- not matter







wait Statements

// do some work...

wait (!prodReady)

end end consReady = 1;



8

numbers

prodReady = 0;

end end

endmodule

- module ProducerConsumer; always // produce process reg consReady, prodReady; reg [7:0] dataInCopy, dataOut; begin prodReady = 0;always // consumer process forever begin consReady = 1;begin prodReady // do some work... forever B begin D wait (consReady) wait (prodReady) dataOut = \$random; consReady Verilog built-in dataInCopy = dataOut; prodReady = 1;function to consReady = 0;generate random wait (!consReady)
- "The wait statement is a concurrent process statement that waits for its conditional expression to become TRUE" [1]
  - Process evaluation stops until the statement becomes true
- The wait statement can be use, for example, to make a handshake protocol:



#### wait Statements vs. while Loops vs. Events

- The main difference between wait statements while loops:
  - The wait statement stops a process evaluation
  - The while loop keeps executing, does not stop process evaluation
    - The loop does not let stop the process, can get stuck in the process (other processes don't get to be evaluated so no progress can be made
- The main difference between wait statements and events:
  - Both check for situation or changed generated by other processes
  - Events are edge triggered
  - The wait statement is level triggered, once a wait is TRUE, it will stay so
    - Need another wait statement that is triggered when condition is FALSE, i.e. ! condition is TRUE



#### **Producer-Consumer Example**

- Textbook example of synchronous bus protocol
  - Master module controls rwLine and addrLine
    - rwLine == 1 means write, else it's a read
    - addrLine specifies address
  - The data line is driven by master for writes and by the slave for reads





#### **Producer-Consumer Example**



#### Simulation output:

rw=x, data=x, addr= x at timerw=0, data=29, addr= 2 at timerw=0, data=29, addr= 3 at timerw=0, data=28, addr= 3 at timerw=1, data=5, addr= 2 at timerw=1, data=7, addr= 3 at timerw=0, data=7, addr= 2 at timerw=0, data=5, addr= 2 at timerw=0, data=5, addr= 3 at timerw=0, data=5, addr= 3 at timerw=0, data=5, addr= 3 at timerw=0, data=7, addr= 3 at timerw=0, data=7, addr= 3 at timerw=0, data=7, addr= 3 at time

0 · Read 40 80 > Read 120 - Write 160 - Write 200 240 > Read 280 > Read 320 360





ENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019

#### task wiggleBusLines ( input readWrite, input [5:0] addr, inout [15:0] data ); beain rwLine <= readWrite;</pre> if (readWrite) begin addressLines <= addr: dataLines <= data:</pre> end else begin addressLines <= addr: @ (negedge clock); end @ (negedge clock); if (~readWrite) data <= dataLines;</pre> end endtask always begin @ (negedge clock); if (~rwLine) begin dataLines <= m[addressLines];</pre> @ (negedge clock);

end
else
m[addressLines] <= dataLines;
end
endmodule</pre>



### Simple Processor Example

- Very simplified Mark-1 processor example from the textbook
  - · Uses events instead of wait statements
  - More similar to typical synthesizable logic writing style

```
module mark1PipeStage;
                               reg [15:0] signed m [0:8191];
                               reg [15:0] signed pc;
                               req
                                   [15:0] signed acc;
                               reg [15:0] ir
                               reg ck, skip;
                               always @ (posedge ck) // Fetch instructions
                               begin
                                 if (skip)
                                   pc <= pctemp;</pre>
                                   ir <= m[pc];
                                   pc <= pc + 1:
                               end
     Each register
      can only be
                               always @ (posedge ck) // Execute instructions
                               begin
     written in one
                                 if (skip)
      always block
                                   skip <= 0;</pre>
                                 else
                                   case (ir[15:13])
                                     3'b000: begin
                                                pctemp <= m[ir[12:0]];</pre>
                                                skip <= 1:
                                              end
                                     3'b001: begin
                                                pctemp <= pc + m[ir[12:0]];</pre>
                                                skip <= 1;</pre>
                                              end
                                     3'b010: acc <= -m[ir[12:0]]:
                                     3'b011: m[ir[12:0]] <= acc;
                                     3'b100,
                                     3'b101: acc <= acc - m[ir[12:0]];
                                     3'b110: if (acc < 0) begin
                                                pctemp <= pc + 1;</pre>
                                                skip <= 1;
                                              end
                                   endcase
                               end
                             endmodule
EENG 428 / ENAS 968 – Cloud FPGA
      © Jakub Szefer, Fall 2019
```



### **Disabling Named Blocks**

- The disable statement can be used to break out of a loop statement
- The disable statement can also be used in concurrent processes
  - Stop any named begin-end block
  - Stop any functions or tasks called from the block
  - Execution continues with the next statement following the end of the block
  - If another process was triggered by the stopped block, it will continue





### **Disabling Named Blocks Example**

• Textbook example of disabling named blocks





EENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019



#### **Intra-Assignment Control and Timing Events**

- Most of the time the timing or event control is specified to occur before the action or assignment occurs
- But can also have intra-assignment control and timing
  - Works for blocking and non-blocking assignments
- Not used to describe synthesizable logic
  - Can be used for simulation

Statements using intra- assignment constructs	Equivalent statements without intra-assignments
a = #25 b;	begin bTemp = b; #25 a = bTemp; end
q = @(posedge w) r;	begin rTemp = r; @(posedge w) q = rTemp; end
w = repeat (2) @(posedge clock) t;	begin tTemp = t; repeat (2) @(posedge clock); w = tTemp; end





#### **Procedural Continuous Assignment**

- Continuous assignment is typically done with the assign statement
- Can use the assignment statements in procedural specification
- Again, not used to synthesize real hardware because of the # delays

```
module dFlop
  input preset, clear,
  output reg q,
  input clock, d
);
  always
    @(clear, preset)
    begin
      if (!clear)
                                 Set the value
        #10 assign q = 0
      else if (!preset)
        #10 assign q = 1;
      else
                                 Revert to
        #10 deassign q
                                 value before
    end
                                 last assign
  always
    @(negedge clock)
      q = #10 d;
endmodule
```



#### Parallel Blocks with fork-join Statements

- Each statement in the fork-join block is a separate process that begins when control is passed to the fork
- The join waits for all of the processes to complete before continuing with the next statement beyond block







ENG 428 / ENAS 968 – Cloud FPGA © Jakub Szefer, Fall 2019

endmodule



1. Donald E. Thomas and Philip R. Moorby. " The Verilog Hardware Description Language, Fifth Edition." Springer. 2002

